Mapping of a 2D SAR Backprojection Algorithm to an SRC Reconfigurable Computing MAP Processor

نویسندگان

  • Peter Buxa
  • LeRoy Gorham
  • Mathew Lukacs
  • David Caliga
چکیده

This paper describes the performance gain of a twodimensional Synthetic Aperture Radar (2-D SAR) Backprojection algorithm running on a Compact MAP processor compared to a MATLAB and C implementation of the algorithm. The Spotlight Synthetic Aperture Radar (SAR) Backprojection algorithm is considered to be the “gold standard” of the SAR imaging techniques. Originally written in MATLAB, the compute intensive routines of the algorithm were converted into C Language and compiled using SRC’s Carte Programming Environment, which targets the MAP reconfigurable hardware. The algorithm was then benchmarked on the Compact MAP processor in order to demonstrate processor performance in a small form factor suitable for man portable or small Unmanned Air Vehicle (UAV) applications.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Parallel Backprojection: A Case Study in High-Performance Reconfigurable Computing

High-performance reconfigurable computing (HPRC) is a novel approach to provide large-scale computing power to modern scientific applications. Using both general-purpose processors and FPGAs allows application designers to exploit fine-grained and coarse-grained parallelism, achieving high degrees of speedup. One scientific application that benefits from this technique is backprojection, an ima...

متن کامل

Improving the Performance of Parallel Backprojection on a Reconfigurable Supercomputer

Backprojection is an image reconstruction algorithm that is used in a number of applications, including synthetic aperture radar (SAR). For radar processing applications, backprojection provides a two-step method for reconstructing an image from the radar data that are collected. First, the radar traces are filtered according to a linear time-invariant system. These filtered traces make up the ...

متن کامل

SRC-6e platform consists of two processor boards and one Multi-Adaptive Processor (MAP) board

In this paper, we overview the architecture and programming model of the SRC-6E Reconfigurable Computing Environment, and demonstrate, using Triple-DES cryptographic application, the trade-offs associated with the different possible implementations. In particular, using the SRC-6E high level programming interface we show that the underlying model allows the programmer to easily manage the trade...

متن کامل

Implementation of VlSI Based Image Compression Approach on Reconfigurable Computing System - A Survey

Image data require huge amounts of disk space and large bandwidths for transmission. Hence, imagecompression is necessary to reduce the amount of data required to represent a digital image. Thereforean efficient technique for image compression is highly pushed to demand. Although, lots of compressiontechniques are available, but the technique which is faster, memory efficient and simple, surely...

متن کامل

Interface Synthesis using Memory Mapping for an FPGA Platform

Several system-on-chip (SoC) platforms have recently emerged that use reconfigurable logic (FPGAs) as a programmable co-processor to reduce the computational load on the main processor core. We present an interface synthesis approach that enables us to do hardware-software codesign for such FPGA-based platforms. The approach is based on a novel memory mapping algorithm that maps data used by bo...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2005